Tank Address Distribution
This drawing shows a collection of buffering elements which
drive the gating in the final level of decoding. They include
inverters (R5 and R10) which provide inverted versions of the
signals (F7 and F8) which are needed for the final decoding.
|